Center for Wearable Sensors



A Recursive House-of-Cards Digital Power Amplifier Employing a λ/4-less Doherty Power Combiner in 65nm CMOS

Loai G. Salem, James F. Buckwalter, and Patrick P. Mercier

University of California, San Diego

Motivation: PA design in 5G and Beyond



Conventional PA Design

It is difficult for PAs to *simultaneously* achieve high <u>output power</u>, <u>efficiency</u>, and <u>linearity</u> in scaled CMOS

Conventional PA design: Transistor stacking: Linear transconductor *50*Ω |||/V|*50*Ω \mathcal{V}_{RF} \mathcal{V}_{RF} **PROS:** high output power, good linearity **PROS:** CMOS integration **CONS:** poor efficiency & linearity **CONS:** not CMOS integrated, poor efficiency



→ <u>scaled CMOS transistors</u>

are not good transconductors!

Prior work: CMOS Power Combining



Idea: utilize many efficient ~1V class-D PAs and combine power with transformers

Problem: three voltage conversion stages leads to cascaded losses:

$$\eta_{tot} = \eta_{DC-DC} \, \eta_{PA} \, \eta_{xfmr} < 30\%$$

Why do we go down, then back up in voltage? There must be a better way!

Partial Solution: PA Stacking

Stack entire class-D PAs for current re-use:

~100% efficient implicit DC-DC conversion

(each PA sees only $V_{BAT}/2$)



 $\eta_{tot} = \eta_{PA} \eta_{xfmr}$

Problem 1: still require lossy transformer to achieve high output power in scaled CMOS

Problem 2: how to control *P_{out}* and mismatch charge? \rightarrow Discussed later

Solid-State RF Impedance Transformation

Idea: generate large RF voltages directly from a battery using ~1V devices by stacking PAs, then flying subsequent PAs between the rails of the prior stages in a *House-of-Cards* Topology



Solid-State RF Impedance Transformation

Idea: generate large RF voltages directly from a battery using ~1V devices by stacking PAs, then flying subsequent PAs between the rails of the prior stages in a *House-of-Cards* Topology



7

Solid-State RF Impedance Transformation

Idea: generate large RF voltages directly from a battery using ~1V devices by stacking PAs, then flying subsequent PAs between the rails of the prior stages in a *House-of-Cards* Topology



House-of-Cards (HoC) Schematic



Managing Mismatch Charge

Problem: DC-DC converter nominally required to supply mismatch charge; adds cascaded losses Solution: Differential architecture eliminates inter-domain loading and creates AC grounds; results in ~100% efficient DC-DC conversion



Configuring output power via ratio reconfiguration



Recursive House-of-Cards Reconfiguration

Split 1:2 HoC ratio into two cells



Slice into pre-driver and driver PA stages Statically-enable pre-driver stages for 1:1 ratio



Unfolding recursive arrangement ensures 100% utilization of onchip resources and constant R_{out} for high efficiency and linearity

Expanding output resolution via a voltage-mode $\lambda/4$ -less Doherty Architecture



Need to generate power between ratios

Expanding output resolution via a voltage-mode $\lambda/4$ -less Doherty Architecture





2VDD

 $P_o = P_{max}$

BPF

 $2V_{DD}$



 λ /4-less Doherty: power combining performed capacitively – no lossy/bulky transmission line

"Swapping" Doherty: unlike classic Doherty, here all PA cells are always on in the main or peaking paths, ensuring 100% resource utilization and \therefore high efficiency

Vin

PA

Implementation Details

Chip summary

Process	65nm LP
Transistor voltage	1.2V
Supply voltage	4.8V Li-ion battery
Carrier frequency	Up to 1GHz
Output power	Up to 23dBm
Output resolution	5-bits
Core Area	1.2mm ²



Measurement results: PAE



>40% battery-to-RF power-added efficiency at both peak power (23dBm) and at 6dB backoff

Measurement results: static linearity



Measured output waveforms



- 32-QAM OFDM signal with 20MHz bandwidth
- Amplitude sampling rate: 100MHz
- PAPR: 7.5dB
- Average battery-to-RF efficiency: 26.2%
- 2.5ns response time for 3-bit AM code change
 - → upwards of 400MHz envelope signal
- Dynamic spectrum results coming soon (equipment has been ordered)

Conclusions

- Research challenge: Difficult to design conventional linear PAs in scaled CMOS; power combining approaches have cascaded losses
- Proposed solution: a <u>Recursive House-of-Cards</u> topology that stacks class-D PA cells to generate large amplitude RF waveforms directly from a battery using ~1V transistors
- Additional techniques: a <u>λ/4-less Doherty power</u> <u>combiner</u> that utilizes 100% of on-chip resources to efficiently create 5-bits of resolution
- **Results:** a 65nm LP test chip that delivers >40% PAE at both 23dBm and 6dB back-off with an envelope rate up to 400MHz

Acknowledgement: DARPA grant D15AP00091